DatasheetsPDF.com

Ethernet Transceiver. AR8031 Datasheet

DatasheetsPDF.com

Ethernet Transceiver. AR8031 Datasheet
















AR8031 Transceiver. Datasheet pdf. Equivalent













Part

AR8031

Description

Integrated 10/100/1000 Mbps Ethernet Transceiver



Feature


Data Sheet August 2011 Version 1.1 AR80 31 Integrated 10/100/1000 Mbps Ethernet Transceiver General Description The AR 8031 is part of the Arctic family of de vices — which includes the AR8031, AR 8033, and AR8035. The AR8031 is Atheros ’ 4th generation, single port, 10/100 /1000 Mbps, Trispeed Ethernet PHY. It s upports both RGMII and SGMII interfaces to the MAC. The AR803.
Manufacture

Atheros Communications

Datasheet
Download AR8031 Datasheet


Atheros Communications AR8031

AR8031; 1 provides a low power, low BOM (Bill of Materials) cost solution for comprehen sive applications including enterprise, carrier and home networks such as CPE, home gateway, enterprise switch, carri er switch/router, mobile base station a nd base station controller, optical mod ule and media converter, industry autom ation and measurement. The AR8031 integ rates Atheros Gree.


Atheros Communications AR8031

n ETHOS® power saving technologies and significantly saves power not only duri ng the work time, but also overtime. At heros Green ETHOS® power savings inclu de ultra-low power in cable unplugged m ode or port power down mode, and automa tic optimized power saving based on cab le length. The AR8031 also supports IEE E 802.3az EEE standard (Energy Efficien t Ethernet) and Athe.


Atheros Communications AR8031

ros proprietary SmartEEE. SmartEEE allow s legacy MAC/SoC devices without 802.3a z support to function as a complete 802 .3az system. Further, the AR8031 suppor ts Wake-on-LAN (WoL) feature to be able to help manage and regulate total syst em power requirements. The AR8031 embed s CDT (Cable Diagnostics Test) technolo gy on-chip which allows customers to me asure cable length.





Part

AR8031

Description

Integrated 10/100/1000 Mbps Ethernet Transceiver



Feature


Data Sheet August 2011 Version 1.1 AR80 31 Integrated 10/100/1000 Mbps Ethernet Transceiver General Description The AR 8031 is part of the Arctic family of de vices — which includes the AR8031, AR 8033, and AR8035. The AR8031 is Atheros ’ 4th generation, single port, 10/100 /1000 Mbps, Trispeed Ethernet PHY. It s upports both RGMII and SGMII interfaces to the MAC. The AR803.
Manufacture

Atheros Communications

Datasheet
Download AR8031 Datasheet




 AR8031
Data Sheet
August 2011
Version 1.1
AR8031 Integrated 10/100/1000 Mbps Ethernet
Transceiver
General Description
The AR8031 is part of the Arctic family of
devices — which includes the AR8031, AR8033,
and AR8035. The AR8031 is Atheros’ 4th
generation, single port, 10/100/1000 Mbps, Tri-
speed Ethernet PHY. It supports both RGMII
and SGMII interfaces to the MAC.
The AR8031 provides a low power, low BOM
(Bill of Materials) cost solution for
comprehensive applications including
enterprise, carrier and home networks such as
CPE, home gateway, enterprise switch, carrier
switch/router, mobile base station and base
station controller, optical module and media
converter, industry automation and
measurement.
The AR8031 integrates Atheros Green ETHOS®
power saving technologies and significantly
saves power not only during the work time,
but also overtime. Atheros Green ETHOS®
power savings include ultra-low power in
cable unplugged mode or port power down
mode, and automatic optimized power saving
based on cable length. The AR8031 also
supports IEEE 802.3az EEE standard (Energy
Efficient Ethernet) and Atheros proprietary
SmartEEE. SmartEEE allows legacy MAC/SoC
devices without 802.3az support to function as
a complete 802.3az system. Further, the AR8031
supports Wake-on-LAN (WoL) feature to be
able to help manage and regulate total system
power requirements.
The AR8031 embeds CDT (Cable Diagnostics
Test) technology on-chip which allows
customers to measure cable length, detect the
cable status, and identify remote and local PHY
malfunctions, bad or marginal patch cord
segments or connectors. Some of the possible
problems that can be detected include opens,
shorts, cable impedance mismatch, bad
connectors, termination mismatch, and a bad
transformer.
The AR8031 requires only a single, 3.3V power
supply. On-chip regulators provide all the
other required voltages. It integrates the
termination R/C circuitry on both the MAC
interfaces (RGMII/SGMII) and the serial
resistors for the line side.
The AR8031 device also incorporates a 1.25
GHz SerDes. This interface can be connected
directly to a fiber-optic transceiver for 1000
BASE-X /100 BASE-FX mode or to MAC
device for SGMII interface.
The AR8031 supports both 1588v2 and
synchronous Ethernet to offer a complete time
synchronization solution to meet the next
generation network requirements. The key new
features supported by the device are:
n Clock synchronization between slave and
grandmaster by the exchange of PTP
packets. Supports IEEE 1588v2 by offering a
1588 paket parser, accurate time-stamping
and insertion to support both one-step and
two-step clock modes
n Supports both IEEE 1588v2 and
Synchronous Ethernet by offering recovered
clock output from data on the network-line
side.
The AR8031 supports IEEE 802.3az Energy
Efficient Ethernet (EEE) standard. The key
features supported by the device are:
n 10 BASE-Te PHY uses reduced transmit
amplitude.
n 100 BASE-TX and 1000 BASE-T use Low
Power Idle (LPI) mode to turn off unused
analog and digital blocks to save power
while data traffic is idle.
Features
n 10/100/1000 BASE-T IEEE 802.3 compliant
n Supports 1000 BASE-T PCS and auto-
negotiation with next page support
n Supports RGMII and/or SGMII interfaces
to MAC devices
n Supports Fiber and Copper combo mode
when MAC interface works in RGMII mode
n Supports additional IEEE 1000 BASE-X and
100 BASE-FX with Integrated SerDes
n RGMII timing modes support internal delay
and external delay on Rx path
© 2011 by Atheros Communications, Inc. All rights reserved. Atheros®, Atheros Driven®, Align®, Atheros XR®, Driving the Wireless Future®, Intellon®, No New Wires®,
Orion® , PLC4Trucks®, Powerpacket®, Spread Spectrum Carrier®, SSC®, ROCm®, Super A/G®, Super G®, Super N®, The Air is Cleaner at 5-GHz®, Total 802.11®, U-
Nav®, Wake on Wireless®, Wireless Future. Unleashed Now.®, and XSPAN®, are registered by Atheros Communications, Inc. Atheros SST™, Signal-Sustain Technology™,
Ethos™, Install N Go™, IQUE™, ROCm™, amp™, Simpli-Fi™, There is Here™, U-Map™, U-Tag™, and 5-UP™ are trademarks of Atheros Communications, Inc. The
Atheros logo is a registered trademark of Atheros Communications, Inc. All other trademarks are the property of their respective holders. Subject to change without notice.
COMPANY CONFIDENTIAL
1
Free Datasheet http://www.datasheet4u.com/




 AR8031
n Supports Atheros Green ETHOS® power
saving modes with internal automatic DSP
power saving scheme
n Supports IEEE 802.3az (Energy Efficient
Ethernet)
n Supports SmartEEE which allows MAC/
SoC devices withoug 802.3az support to
function as the complete 802.3az system
n Supports Wake-on-LAN (WoL) to detect
magic packet and notify the sleeping system
to wake up
n Fully integrated digital adaptive equalizers,
echo cancellers, and Near End Crosstalk
(NEXT) cancellers
n Supports Synchronous Ethernet with
selectable recovered clock output
n Robust Cable Discharge Event (CDE)
protection of ±6 kV
n Error-free operation over up to 140 meters
of CAT5 cable
n Automatic channel swap (ACS)
n Automatic MDI/MDIX crossover
n Automatic polarity correction
n IEEE 802.3u compliant Auto-Negotiation
n Jumbo Frame support up to 10KB (full
duplex)
n Multiple loopback modes for diagnostics
n Robust Surge Protection with ±750 V/
differential mode and ±4 kV/common
mode
n Cable Diagnostic Test (CDT)
n Single power supply: 3.3V, optional for
external regulator for core voltage
n 6mm x 6mm, 48-pin QFN package
n Industry temperature (I-temp) option
available.
AR8031 Functional Block Diagram
TRD[0:3]
DAC
Waveshape
Filter
Hybrid
Circut
PMA
PGA ADC
AGC
Echo
Canceller
Next
Canceller
Feed
Forward
Equalizer
Deskewer
Decision
Feedback
Equalizer
Trellis
Decoder
Timing and
Phase
Recovery
Sync-E
Symbol
Encoder
Symbol
Decoder
Serial
Interface
PCS
RGMII
RGMII
SGMII/
SerDes
Auto-
Negotiation
MII Management
Registers
1588v2
DLL
2 • AR8031 Integrated 10/100/1000 Mbps Ethernet Transceiver
2 August 2011
Atheros Communications, Inc.
COMPANY CONFIDENTIAL




 AR8031
Revision History
Date
2010/11/15
2011/4/14
2011/8/29
Revsion Details
First draft
General Description
n Overall update for revision from MPW to mass production
n Block diagram: add SYNC-E and 1588v2 block
Pin Descriptions
n RXD [3:0], RX_DV pin damping resistor 22ohm requirement is deleted.
n RST pin type change from "IH" to "I,” mass production chip does not have
internal weak PU
n INT, WOL_INT from "I/O active high" change to "D active low" need an
external PU
n Power on strapping LED_ACT from "1.1V/1.2V selection" to "PHY
ADDRESS [2]".
n LED_ACT/LED_LINK1000/LED_LINK10_100 from internal weak "PD"
change to internal weak "PU".
Functional Descriptions
n 2.2.4 Mode definition adds work mode"1011" combo mode.
Electrical Characteristics
n 3.1 Absolute Maximum Rating: update CDM max
n 3.2 Recommeded Operating Condition: update Tj max
n 3.7 Clock Characteristics: update values in Table 3-13 Recommended Crystal
Parameters
n Update Table 3-11 MDIO AC Characteristic to add tmdelay row
Register
n 4.2.29LED Control (0x18): update register bit definitions
n 4.2.30 Manual LED Override (0x19): new register
Topside Marking
n Add topside marking illustration
Electrical Characteristics
n 3.2 Recommended Operation Conditions: delete DVDDL/AVDDL, JA; add
VDDH_REG, JT, AVDDL/DVDDL (industrial and commercial); add
thermal conditions
n 3.6 change title from MDIO DC Charateristics to MDIO/MDC DC...; change
VIH min value and VIL max value
n 3.7 table 3-14: change Jitterpk-pk max value to 100
n 3.11 Digital pin design guide (new)
Registers
n 4.2.3 Status Register – Copper page, change bit[8] reset value to always 1
n 4.3.4 Hib control and auto-neg test register: change bit[12], [6:5] to reserved
n 4.3.5 External loopback selection, change bit[0] to R/W
n 4.3.7 Power saving control (new)
n 4.4.75 SGMII Control register 2 (new)
n 4.4.76 SGMII Control register 3(new)
n 4.4.78 1588 RTC clock select register (new)
Revision
0.1
1.0
1.1
Atheros Communications, Inc.
COMPANY CONFIDENTIAL
AR8031 Integrated 10/100/1000 Mbps Ethernet Transceiver • 3
August 2011 3




Recommended third-party AR8031 Datasheet







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)