DatasheetsPDF.com
SI53115
15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER
Description
Si53115 15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER Features Fifteen 0.7 V low-power, push- Separate VDDIO for outputs pull HCSL PCIe Gen3 outputs PLL or bypass mode 100 MHz /133 MHz PLL Spread spectrum tolerable operation, supports PCIe and QPI PLL bandwidth SW SMBUS programming overrides the latch 1.05 to 3.3 V I/O supply vo...
Silicon Laboratories
Download SI53115 Datasheet
Similar Datasheet
SI531
CRYSTAL OSCILLATOR
- Silicon Laboratories
Si531
CRYSTAL OSCILLATOR
- Skyworks
Si53102-A1
1:2 Fan-out Clock Buffer
- Skyworks
SI53102-A1
FAN-OUT CLOCK BUFFER
- Silicon Laboratories
Si53102-A2
1:2 Fan-out Clock Buffer
- Skyworks
SI53102-A2
FAN-OUT CLOCK BUFFER
- Silicon Laboratories
Si53102-A3
1:2 Fan-out Clock Buffer
- Skyworks
SI53102-A3
FAN-OUT CLOCK BUFFER
- Silicon Laboratories
Si53106
SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER
- Skyworks
SI53106
SIX-OUTPUT PCIE GEN 3 BUFFER/ZERO DELAY BUFFER
- Silicon Laboratories
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)
