36Mb QUADP (Burst 4) SYNCHRONOUS SRAM
Description
IS61QDPB42M18A/A1/A2 IS61QDPB41M36A/A1/A2
2Mx18, 1Mx36 36Mb QUADP (Burst 4) SYNCHRONOUS SRAM
(2.5 Cycle Read Latency)
JANUARY 2015
FEATURES
DESCRIPTION
1Mx36 and 2Mx18 configuration available.
On-chip Delay-Locked Loop (DLL) for wide data valid window.
Separate independent read and write ports with concurrent read and write operations.
Synchronou...
Similar Datasheet