DatasheetsPDF.com

IS61QDP2B24M18A2

ISSI
Part Number IS61QDP2B24M18A2
Manufacturer ISSI
Description 72Mb QUADP (Burst 2) Synchronous SRAM
Published Jun 10, 2016
Detailed Description IS61QDP2B24M18A/A1/A2 IS61QDP2B22M36A/A1/A2 4Mx18, 2Mx36 72Mb QUADP (Burst 2) Synchronous SRAM (2.0 CYCLE READ LATENCY) ...
Datasheet PDF File IS61QDP2B24M18A2 PDF File

IS61QDP2B24M18A2
IS61QDP2B24M18A2

Overview
IS61QDP2B24M18A/A1/A2 IS61QDP2B22M36A/A1/A2 4Mx18, 2Mx36 72Mb QUADP (Burst 2) Synchronous SRAM (2.
0 CYCLE READ LATENCY) FEBRUARY 2014 FEATURES  2Mx36 and 4Mx18 configuration available.
 On-chip Delay-Locked Loop (DLL) for wide data valid window.
 Separate independent read and write ports with concurrent read and write operations.
 Synchronous pipeline read with EARLY write operation.
 Double Data Rate (DDR) interface for read and write input ports.
 2.
0 Cycle read latency.
 Fixed 2-bit burst for read and write operations.
 Clock stop support.
 Two input clocks (K and K#) for address and control registering at rising edges only.
 Two echo clocks (CQ and CQ#) that are delivered simultaneously with data.
 Data valid pin (QVLD).
 +1.
8V core power supply and 1.
5, 1.
8V VDDQ, used with 0.
75, 0.
9V VREF.
 HSTL input and output interface.
 Registered addresses, write and read controls, byte writes, data in, and data outputs.
 Full data coherency.
 Boundary scan using limited set of JTAG 1149.
1 functions.
 Byte Write capability.
 Fine ball grid array (FBGA) package option: 13mmx15mm and 15mmx17mm body size 165-ball (11 x 15) array  Programmable impedance output drivers via 5x user-supplied precision resistor.
 ODT (On Die Termination) feature is supported optionally on data input, K/K#, and BWx#.
 The end of top mark (A/A1/A2) is to define options.
: Don’t care ODT function and pin connection 1 : Option1 2 : Option2 Refer to more detail description at page 6 for each ODT option.
DESCRIPTION The and are synchronous, high- performance CMOS static random access memory (SRAM) devices.
These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround.
The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed.
Refer to the for a description of the basic operations of these SRAMs.
Read and write addresses are registered on alternating rising edges of the K clock.
Read and write perfor...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)