72Mb QUADP (Burst 2) Synchronous SRAM
Description
IS61QDP2B24M18A/A1/A2 IS61QDP2B22M36A/A1/A2
4Mx18, 2Mx36 72Mb QUADP (Burst 2) Synchronous SRAM
(2.0 CYCLE READ LATENCY)
FEBRUARY 2014
FEATURES 2Mx36 and 4Mx18 configuration available.
On-chip Delay-Locked Loop (DLL) for wide data valid window.
Separate independent read and write ports with concurrent read and write operations.
Synchronous pipeline ...
Similar Datasheet