72Mb QUADP (Burst 4) SYNCHRONOUS SRAM
Description
IS61QDP2B44M18A/A1/A2 IS61QDP2B42M36A/A1/A2
4Mx18, 2Mx36 72Mb QUADP (Burst 4) SYNCHRONOUS SRAM
(2.0 Cycle Read Latency)
DECEMBER 2014
FEATURES
DESCRIPTION
2Mx36 and 4Mx18 configuration available.
On-chip Delay-Locked Loop (DLL) for wide data valid window.
Separate independent read and write ports with concurrent read and write operations.
Synchro...
Similar Datasheet