DatasheetsPDF.com

DM74LS166

8-Bit Parallel-In/Serial-Out Shift Register

Description

DM74LS166 8-Bit Parallel-In/Serial-Out Shift Register August 1986 Revised March 2000 DM74LS166 8-Bit Parallel-In/Serial-Out Shift Register General Description These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive requirements to one normalized load, a...

Fairchild Semiconductor

DM74LS166 PDF File

Similar Datasheet

DM74LS10 Triple 3-Input NAND Gate - Fairchild Semiconductor
DM74LS10 Triple 3-Input NAND Gates - National Semiconductor
DM74LS107A Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops - National Semiconductor
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop - Fairchild Semiconductor
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops - National Semiconductor
DM74LS11 Triple 3-Input AND Gate - Fairchild Semiconductor
DM74LS11 Triple 3-Input AND Gates - National Semiconductor
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop - Fairchild Semiconductor
DM74LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS - National Semiconductor
DM74LS123 Dual Retriggerable One-Shot - Fairchild Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)