DatasheetsPDF.com

IS61DDP2B44M18A2

Part Number	IS61DDP2B44M18A2
Manufacturer	Integrated Silicon Solution
Description	72Mb DDR-IIP CIO SYNCHRONOUS SRAM
Published	Jul 25, 2016
Detailed Description	IS61DDP2B44M18A/A1/A2 IS61DDP2B42M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (2.0 Cycle Read Late...
Datasheet	IS61DDP2B44M18A2 PDF File

Overview

IS61DDP2B44M18A/A1/A2 IS61DDP2B42M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (2.
0 Cycle Read Latency) NOVEMBER 2014 FEATURES DESCRIPTION  2Mx36 and 4Mx18 configuration available.
 On-chip Delay-Locked Loop (DLL) for wide data valid window.
 Common I/O read and write ports.
 Synchronous pipeline read with self-timed late write operation.
 Double Data Rate (DDR) interface for read and write input ports.
 2.
0 cycle read latency.
 Fixed 4-bit burst for read and write operations.
 Clock stop support.
 Two input clocks (K and K#) for address and control registering at rising edges only.
 Two echo clocks (CQ and CQ#) that are delivered simultaneously with data.
...

Similar Datasheet

IS61DDP2B44M18A 72Mb DDR-IIP CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDP2B44M18A1 72Mb DDR-IIP CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDP2B44M18A2 72Mb DDR-IIP CIO SYNCHRONOUS SRAM - Integrated Silicon Solution

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)