DatasheetsPDF.com

GS8662DT37BD

GSI Technology
Part Number GS8662DT37BD
Manufacturer GSI Technology
Description 72Mb SigmaQuad-II+ Burst of 4 SRAM
Published Oct 13, 2016
Detailed Description GS8662DT07/10/19/37BD-450/400/350/333/300 165-Bump BGA Commercial Temp Industrial Temp 72Mb SigmaQuad-II+TM Burst of 4...
Datasheet PDF File GS8662DT37BD PDF File

GS8662DT37BD
GS8662DT37BD

Overview
GS8662DT07/10/19/37BD-450/400/350/333/300 165-Bump BGA Commercial Temp Industrial Temp 72Mb SigmaQuad-II+TM Burst of 4 SRAM 450 MHz–300 MHz 1.
8 V VDD 1.
8 V and 1.
5 V I/O Features • 2.
0 Clock Latency • Simultaneous Read and Write SigmaQuad™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • Burst of 4 Read and Write • Dual-Range On-Die Termination (ODT) on Data (D), Byte Write (BW), and Clock (K, K) inputs • 1.
8 V +100/–100 mV core power supply • 1.
5 V or 1.
8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ pin for programmable output drive strength • Data Valid Pin (QVLD) Support • IEEE 1149.
1 JTAG-compliant Boundary Scan • 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package • RoHS-compliant 165-bump BGA package available SigmaQuad™ Family Overview The GS8662DT07/10/19/37BD are built in compliance with the SigmaQuad-II+ SRAM pinout standard for Separate I/O synchronous SRAMs.
They are 75,497,472-bit (72Mb) SRAMs.
The GS8662DT07/10/19/37BD SigmaQuad SRAMs are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.
Clocking and Addressing Schemes The GS8662DT07/10/19/37BD SigmaQuad-II+ SRAMs are synchronous devices.
They employ two input register clock inputs, K and K.
K and K are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer.
Each internal read and write operation in a SigmaQuad-II+ B4 RAM is four times wider than the device I/O bus.
An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array.
An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed.
Therefore the address field of a SigmaQuad-II+ B4 RAM is a...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)