DatasheetsPDF.com

8S89833

Part Number	8S89833
Manufacturer	IDT
Description	1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination
Published	Dec 12, 2016
Detailed Description	Low Skew, 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination 8S89833 Data Sheet General Description The ...
Datasheet	8S89833 PDF File

Overview

Low Skew, 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination 8S89833 Data Sheet General Description The 8S89833 is a high speed 1-to-4 Differential-to-LVDS Fanout Buffer with Internal Termination.
The 8S89833 is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel.
The internally terminated differential input and VREF_AC pin allow other differential signal families such as LVPECL, LVDS, and CML to be easily interfaced to the input with minimal use of external components.
The device also has an output enable pin which may be useful for system test and debug purposes.
The 8S89833 is packaged in a small 3mm x 3mm 16-pin VFQFN package which makes it ideal for use in space-constrained applications.
Features • Four differential LVDS outputs • IN, nIN input pair can accept the following differential input levels: LVPECL, LVDS, CML • Output frequency: 2G...

Similar Datasheet

8S89831I Differential LVPECL-To-LVPECL/ECL Fanout Buffer - IDT
8S89831I Differential LVPECL-To-LVPECL/ECL Fanout Buffer - Renesas
8S89832I 1-to-4 Differential-to-LVDS Fanout Buffer - Renesas
8S89832I 1-to-4 Differential-to-LVDS Fanout Buffer - IDT
8S89833 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination - IDT
8S89833 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination - Renesas
8S89834I 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer - IDT
8S89834I 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer - Renesas

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)