High Performance Electrically-Erasable PLD
Description
ATF16V8C
High Performance Electrically-Erasable PLD
DATASHEET
Features
Industry Standard Architecture ̶ Emulates Many 20-pin PALs® ̶ Low-cost, Easy to Use Software Tools
High Speed Electrically-Erasable Programmable Logic Devices (EE PLD) ̶ 5ns Maximum Pin-to-pin Delay
Low Power, 100μA Pin Controlled Power-down Mode Option CMOS and TTL Compatible Inp...
Similar Datasheet