DatasheetsPDF.com

M15F1G1664A

ESMT
Part Number M15F1G1664A
Manufacturer ESMT
Description DDR3 SDRAM
Published Sep 20, 2018
Detailed Description ESMT DDR3 SDRAM Feature Interface and Power Supply SSTL_15: VDD/VDDQ = 1.5V(±0.075V) JEDEC DDR3 Compliant 8n Prefetch Ar...
Datasheet PDF File M15F1G1664A PDF File

M15F1G1664A
M15F1G1664A

Overview
ESMT DDR3 SDRAM Feature Interface and Power Supply SSTL_15: VDD/VDDQ = 1.
5V(±0.
075V) JEDEC DDR3 Compliant 8n Prefetch Architecture Differential Clock (CK/ CK ) and Data Strobe (DQS/ DQS ) Double-data rate on DQs, DQS and DM Data Integrity Auto Refresh and Self Refresh Modes Power Saving Mode Partial Array Self Refresh(PASR) Power Down Mode Signal Integrity Configurable DS for system compatibility Configurable On-Die Termination ZQ Calibration for DS/ODT impedance accuracy via Signal Synchronization external ZQ pad (240 ohm ± 1%) M15F1G1664A (2C) 8M x 16 Bit x 8 Banks DDR3 SDRAM Write Leveling via MR settings Read Leveling via MPR Programmable Functions CAS Latency (5/6/7/8/9/10/11/12/13/14/...


Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)