DatasheetsPDF.com

74AHCT1G00-Q100

Part Number	74AHCT1G00-Q100
Manufacturer	nexperia
Description	2-input NAND gate
Published	Jul 26, 2019
Detailed Description	74AHC1G00-Q100; 74AHCT1G00-Q100 2-input NAND gate Rev. 4 — 10 January 2022 Product data sheet 1. General description T...
Datasheet	74AHCT1G00-Q100 PDF File

Overview

74AHC1G00-Q100; 74AHCT1G00-Q100 2-input NAND gate Rev.
4 — 10 January 2022 Product data sheet 1.
General description The 74AHC1G00-Q100; 74AHCT1G00-Q100 is a single 2-input NAND gate.
Inputs are overvoltage tolerant.
This feature allows the use of these devices as translators in mixed voltage environments.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
2.
Features and benefits • Automotive product qualification in accordance with AEC-Q100 (Grade 1) • Specified from -40 °C to +85 °C and from -40 °C to +125 °C • Wide supply voltage range from 2.
0 to 5.
5 V • Overvoltage tolerant inputs to 5.
5 V • High noise immunity • CMOS low power dissipation • Latch-up performance exceeds 100 mA per JESD 78 Class II Level A • Symmetrical output impedance • Balanced propagation delays • Input levels: • For 74AHC1G00-Q100: CMOS level • For 74AHCT1G00-Q100: TTL level • SOT353-1 and SOT753 package options • ESD protection: • MIL-STD-883, method 3015 exceeds 2000 V • HBM JESD22-A114F exceeds 2000 V • MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω) 3.
Ordering information Table 1.
Ordering information Type number Package Temperature range Name 74AHC1G00GW-Q100 -40 °C to +125 °C TSSOP5 74AHCT1G00GW-Q100 74AHC1G00GV-Q100 -40 °C to +125 °C SC-74A 74AHCT1G00GV-Q100 Description plastic thin shrink small outline package; 5 leads; body width 1.
25 mm plastic surface-mounted package; 5 leads Version SOT353-1 SOT753 Nexperia 74AHC1G00-Q100; 74AHCT1G00-Q100 2-input NAND gate 4.
Marking Table 2.
Marking codes Type number 74AHC1G00GW-Q100 74AHC1G00GV-Q100 74AHCT1G00GW-Q100 74AHCT1G00GV-Q100 Marking[1] AA A00 CA C00 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5.
Functional diagram 1B 2A Y4 mna097 Fig.
1.
Logic symbol 1 & 4 2 mna098 Fig.
2.
IEC logic symbol B A Fig.
3.
Logic diagram Y mna099 6.
Pinning informa...

Similar Datasheet

74AHCT1G00-Q100 2-input NAND gate - nexperia

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)