DatasheetsPDF.com

HEF4021B-Q100

Part Number	HEF4021B-Q100
Manufacturer	nexperia
Description	8-bit static shift register
Published	Jul 29, 2019
Detailed Description	HEF4021B-Q100 8-bit static shift register Rev. 4 — 21 March 2016 Product data sheet 1. General description The HEF402...
Datasheet	HEF4021B-Q100 PDF File

Overview

HEF4021B-Q100 8-bit static shift register Rev.
4 — 21 March 2016 Product data sheet 1.
General description The HEF4021B-Q100 is an 8-bit static shift register (parallel-to-serial converter).
It has a synchronous serial data input (DS), a clock input (CP) and an asynchronous active HIGH parallel load input (PL).
The HEF4021B-Q100 also has eight asynchronous parallel data inputs (D0 to D7) and buffered parallel outputs from the last three stages (Q5 to Q7).
Each register stage is a D-type master-slave flip-flop with a set direct (SD) and clear direct (CD) input.
Information on D0 to D7 is asynchronously loaded into the register while PL is HIGH, independent of CP and DS.
When PL is LOW, dat...

Similar Datasheet

HEF4021B-Q100 8-bit static shift register - nexperia

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)