DatasheetsPDF.com

HEF4027B-Q100

nexperia
Part Number HEF4027B-Q100
Manufacturer nexperia
Description Dual JK flip-flop
Published Jul 29, 2019
Detailed Description HEF4027B-Q100 Dual JK flip-flop Rev. 2 — 7 December 2021 Product data sheet 1. General description The HEF4027B-Q100 i...
Datasheet PDF File HEF4027B-Q100 PDF File

HEF4027B-Q100
HEF4027B-Q100



Overview
HEF4027B-Q100 Dual JK flip-flop Rev.
2 — 7 December 2021 Product data sheet 1.
General description The HEF4027B-Q100 is a dual positive-edge triggered JK flip-flop featuring independent set direct (nSD), clear direct (nCD), clock inputs (nCP) and complementary outputs (nQ and nQ).
Data is accepted when nCP is LOW, and transferred to the output on the positive-going edge of the clock.
The asynchronous clear-direct (nCD) and set-direct (nSD) are independent and override the nJ, nK, and nCP inputs.
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.
Inputs include clamp diodes.
This enables the use of current limiting resistors to interface inputs to voltages in excess of VDD.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications.
2.
Features and benefits • Automotive product qualification in accordance with AEC-Q100 (Grade 3) • Specified from -40 °C to +85 °C • Wide supply voltage range from 3.
0 V to 15.
0 V • CMOS low power dissipation • High noise immunity • Fully static operation • 5 V, 10 V, and 15 V parametric ratings • Standardized symmetrical output characteristics • ESD protection: • MIL-STD-833, method 3015 exceeds 2000 V • HBM JESD22-A114F exceeds 2000 V • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω) • Complies with JEDEC standard JESD 13-B 3.
Applications • Registers • Counters • Control circuits 4.
Ordering information Table 1.
Ordering information Type number Package Temperature range HEF4027BT-Q100 -40 °C to +85 °C Name SO16 Description plastic small outline package; 16 leads; body width 3.
9 mm Version SOT109-1 Nexperia 5.
Functional diagram Fig.
1.
Functional diagram FF 1 9 1SD 10 1J 1Q 15 13 1CP 1Q 14 11 1K 1CD 12 FF 2 7 2SD 6 2J 2Q 1 3 2CP 2Q 2 5 2K 2CD 4 001aae593 CP C C C C J C C C C K C C CD SD Fig.
2.
Logic diagram of one flip-f...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)