10-BIT BUFFERS/BUS DRIVERS
Description
ą
Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer
Memory Address Registers
Flow-Through Architecture to Optimize
PCB Layout
Center-Pin VCC and GND Configurations to
Minimize High-Speed Switching Noise
EPICt (Enhanced-Performance Implanted
CMOS) 1-mm Process
500-mA Typical Latch-Up Immunity
at 125°C
Package Options I...
Similar Datasheet