DatasheetsPDF.com

524S

Renesas
Part Number 524S
Manufacturer Renesas
Description Low Skew 1 to 4 Clock Buffer
Published Jun 4, 2020
Detailed Description Low Skew 1 to 4 Clock Buffer 524S DATASHEET Description The 524S is a low skew, single input to four output, clock bu...
Datasheet PDF File 524S PDF File

524S
524S

Overview
Low Skew 1 to 4 Clock Buffer 524S DATASHEET Description The 524S is a low skew, single input to four output, clock buffer.
The 524S has best in class additive phase jitter of sub 50 fsec.
The 524S is Power Down Tolerant (PDT).
PDT designated inputs may be driven before VDD is applied, without damage to the device.
Renesas makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks.
Contact us for all of your clocking needs.
Features • Low additive phase jitter RMS: 50fs • Extremely low skew outputs (50ps) • Low cost clock buffer • Packaged in 8-SOIC and 8-DFN, Pb-free • ICLK is PDT and may be driven before VDD is applied • Direct-coupled s...


Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)