High-performance EE PLD
Description
Features
3.0V to 5.5V Operation Industry-standard Architecture
– Emulates Many 20-pin PALs® – Low-cost Easy-to-use Software Tools High-speed – 10 ns Maximum Pin-to-pin Delay Ultra-low Power – 5 µA (Max) Pin-controlled Power-down Mode Option – Typical 100 nA Standby CMOS and TTL Compatible Inputs and Outputs – I/O Pin-keeper Circuits Advanced Flas...
Similar Datasheet
