2Mbit Flow-Through SRAM
Description
Features
Can support up to 117-MHz bus operations with zero wait states — Data is transferred on every clock
w
w
Pin compatible and functionally equivalent to ZBT™ devices Internally self-timed output buffer control to eliminate the need to use OE Registered inputs for flow-through operation Byte Write capability 128K x 18 common I/O architec...
Similar Datasheet
