www.DataSheet4U.com
xr
MARCH 2005
PRELIMINARY
XRK7988
REV. P1.0.1
INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
device will switch to the good secondary clock and phase/frequency alignment will occur with minimal output phase disturbance. The typical phase bump caused by a failed clock is eliminated. FEATURES
GENERAL DESCRIPTION
The XRK7988 is a PLL...
