DatasheetsPDF.com

3C44B0

Samsung semiconductor
Part Number 3C44B0
Manufacturer Samsung semiconductor
Description RISC MICROPROCESSOR
Published Jul 3, 2008
Detailed Description S3C44B0X RISC MICROPROCESSOR PRODUCT OVERVIEW 1 PRODUCT OVERVIEW INTRODUCTION www.DataSheet4U.com SAMSUNG's S3C44B0X...
Datasheet PDF File 3C44B0 PDF File

3C44B0
3C44B0

Overview
S3C44B0X RISC MICROPROCESSOR PRODUCT OVERVIEW 1 PRODUCT OVERVIEW INTRODUCTION www.
DataSheet4U.
com SAMSUNG's S3C44B0X 16/32-bit RISC microprocessor is designed to provide a cost-effective and high performance micro-controller solution for hand-held devices and general applications.
To reduce total system cost, S3C44B0X also provides the following: 8KB cache, optional internal SRAM, LCD controller, 2-channel UART with handshake, 4channel DMA, System manager (chip select logic, FP/ EDO/SDRAM controller), 5-channel timers with PWM, I/O ports, RTC, 8-channel 10-bit ADC, IIC-BUS interface, IIS-BUS interface, Sync.
SIO interface and PLL for clock.
The S3C44B0X was developed using a ARM7TDMI core, 0.
25 um CMOS standard cells, and a memory compiler.
Its low-power, simple, elegant and fully static design is particularly suitable for cost-sensitive and power sensitive applications.
Also S3C44B0X adopts a new bus architecture, SAMBA II (SAMSUNG ARM CPU embedded Microcontroller Bus Architecture).
An outstanding feature of the S3C44B0X is its CPU core, a 16/32-bit ARM7TDMI RISC processor (66MHz) designed by Advanced RISC Machines, Ltd.
The architectural enhancements of ARM7TDMI include the Thumb decompressor, an on-chip ICE breaker debug support, and a 32-bit hardware multiplier.
By providing a complete set of common system peripherals, the S3C44B0X minimizes overall system costs and eliminates the need to configure additional components.
The integrated on-chip functions that are described in this document are as follows: • • • • • • • • • • • • • • 2.
5V Static ARM7TDMI CPU core with 8KB cache .
(SAMBA II bus architecture up to 66MHz) External memory controller.
(FP/EDO/SDRAM Control, Chip Select logic) LCD controller (up to 256 color DSTN) with 1-ch LCD-dedicated DMA.
2-ch general DMAs / 2-ch peripheral DMAs with external request pins 2-ch UART with handshake(IrDA1.
0, 16-byte FIFO) / 1-ch SIO 1-ch multi-master IIC-BUS controller 1-ch IIS-BUS controller 5-ch PWM timers & 1-c...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)