DatasheetsPDF.com

GS816018BT-250

GSI Technology
Part Number GS816018BT-250
Manufacturer GSI Technology
Description 18Mb Sync Burst SRAMs
Published Apr 17, 2010
Detailed Description GS816018/32/36BT-250/200/150 www.DataSheet4U.com 100-Pin TQFP Commercial Temp Industrial Temp Features • FT pin for user...
Datasheet PDF File GS816018BT-250 PDF File

GS816018BT-250
GS816018BT-250

Overview
GS816018/32/36BT-250/200/150 www.
DataSheet4U.
com 100-Pin TQFP Commercial Temp Industrial Temp Features • FT pin for user-configurable flow through or pipeline operation • Single Cycle Deselect (SCD) operation • 2.
5 V or 3.
3 V +10%/–10% core power supply • 2.
5 V or 3.
3 V I/O supply • LBO pin for Linear or Interleaved Burst mode • Internal input resistors on mode pins allow floating mode pins • Default to Interleaved Pipeline mode • Byte Write (BW) and/or Global Write (GW) operation • Internal self-timed write cycle • Automatic power-down for portable applications • JEDEC-standard 100-lead TQFP package • RoHS-compliant 100-lead TQFP package available 1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs 250 MHz–150 MHz 2.
5 V or 3.
3 V VDD 2.
5 V or 3.
3 V I/O cycles can be initiated with either ADSP or ADSC inputs.
In Burst mode, subsequent burst addresses are generated internally and are controlled by ADV.
The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order (LBO) input.
The Burst function need not be used.
New addresses can be loaded on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads The function of the Data Output register can be controlled by the user via the FT mode pin (Pin 14).
Holding the FT mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register.
Holding FT high places the RAM in Pipeline mode, activating the risingedge-triggered Data Output Register.
Byte Write and Global Write Byte write operation is performed by using Byte Write enable (BW) input combined with one or more individual byte write signals (Bx).
In addition, Global Write (GW) is available for writing all bytes at one time, regardless of the Byte Write control inputs.
Sleep Mode Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Vo...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)