DatasheetsPDF.com

SC16C852V

NXP Semiconductors
Part Number SC16C852V
Manufacturer NXP Semiconductors
Description XScale VLIO bus interface
Published Nov 1, 2010
Detailed Description SC16C852V 1.8 V dual UART, 5 Mbit/s (max.) with 128-byte FIFOs, infrared (IrDA), and XScale VLIO bus interface Rev. 04 —...
Datasheet PDF File SC16C852V PDF File

SC16C852V
SC16C852V

Overview
SC16C852V 1.
8 V dual UART, 5 Mbit/s (max.
) with 128-byte FIFOs, infrared (IrDA), and XScale VLIO bus interface Rev.
04 — 14 January 2008 Product data sheet 1.
General description The SC16C852V is a 1.
8 V, low power dual channel Universal Asynchronous Receiver and Transmitter (UART) used for serial data communications.
Its principal function is to convert parallel data into serial data and vice versa.
The UART can handle serial data rates up to 5 Mbit/s.
SC16C852V can be programmed to operate in extended mode where additional advanced UART features are available (see Section 6.
2).
The SC16C852V family UART provides enhanced UART functions with 128-byte FIFOs, modem control interface, DMA mode data transfer, and IrDA encoder/decoder.
On-board status registers provide the user with error indications and operational status.
System interrupts and modem control features may be tailored by software to meet specific user requirements.
An internal loopback capability allows on-board diagnostics.
Independent programmable baud rate generators are provided to select transmit and receive baud rates.
The SC16C852V with Intel XScale processor VLIO interface operates at 1.
8 V and is available in HVQFN48 and TFBGA36 packages.
2.
Features I I I I I I I I I I I I I I I I I I Dual channel high performance UART 1.
8 V operation Advanced packages: HVQFN48 and TFBGA36 Up to 5 Mbit/s data rate at 1.
8 V 128-byte transmit FIFO to reduce the bandwidth requirement of the external CPU 128-byte receive FIFO with error flags to reduce the bandwidth requirement of the external CPU 128 programmable Receive and Transmit FIFO interrupt trigger levels 128 Receive and Transmit FIFO reporting levels (level counters) Automatic software (Xon/Xoff) and hardware (RTS/CTS or DTR/DSR) flow control Programmable Xon/Xoff characters 128 programmable hardware and software trigger levels Automatic 9-bit mode (RS-485) address detection Automatic RS-485 driver turn-around with programmable delay Dual channel concurren...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)