DatasheetsPDF.com

IDT70V07L

Integrated Device Technology
Part Number IDT70V07L
Manufacturer Integrated Device Technology
Description HIGH-SPEED 3.3V 32K x 8 DUAL-PORT STATIC RAM
Published Apr 18, 2013
Detailed Description HIGH-SPEED 3.3V 32K x 8 DUAL-PORT STATIC RAM Integrated Device Technology, Inc. IDT70V07S/L FEATURES: • True Dual-Port...
Datasheet PDF File IDT70V07L PDF File

IDT70V07L
IDT70V07L

Overview
HIGH-SPEED 3.
3V 32K x 8 DUAL-PORT STATIC RAM Integrated Device Technology, Inc.
IDT70V07S/L FEATURES: • True Dual-Ported memory cells which allow simultaneous access of the same memory location • High-speed access — Commercial: 25/35/55ns (max.
) • Low-power operation — IDT70V07S Active: 450mW (typ.
) Standby: 5mW (typ.
) — IDT70V07L Active: 450mW (typ.
) Standby: 5mW (typ.
) • IDT70V07 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device • M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave • Busy and Interrupt Flags • On-chip port arbitration logic • Full on-chip hardware support of semaphore signaling between ports • Fully asynchronous operation from either port • Devices are capable of withstanding greater than 2001V electrostatic discharge • LVTTL-compatible, single 3.
3V (± 0.
3V) power supply • Available in 68-pin PGA, 68-pin PLCC, and a 64-pin TQFP DESCRIPTION: The IDT70V07 is a high-speed 32K x 8 Dual-Port Static RAM.
The IDT70V07 is designed to be used as a stand-alone Dual-Port RAM or as a combination MASTER/SLAVE DualPort RAM for 16-bit-or-more word systems.
Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.
FUNCTIONAL BLOCK DIAGRAM OEL OER R/ CEL R/ WL CER WR I/O0L- I/O7L I/O Control I/O Control I/O0R-I/O7R BUSYL (1,2) BUSYR Address Decoder 15 (1,2) A14L A0L MEMORY ARRAY Address Decoder A14R A0R 15 OEL R/ CEL WL ARBITRATION INTERRUPT SEMAPHORE LOGIC CER R/ OER WR SEMR INTR SEML INTL (2) M/S (2) 2943 drw 01 NOTES: 1.
(MASTER): BUSY is output; (SLAVE): BUSY is input.
2.
BUSY and INT outputs are non-tri-stated push-pull.
COMMERCIAL TEMPERATURE RANGE ©1996 Integrated Device Technology, Inc.
For latest information contact IDT’s web site at www.
idt.
com or fax-on-demand at 408-492-8391.
OCTOBER 1996 DSC-2943/3 6.
37 1...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)