DatasheetsPDF.com

HI3512

Hisilicon

H.264 Encoding and Decoding Processor


Description
Hi3512 H.264 Encoding and Decoding Processor Key Features CPU Core ●ARM926EJ-S, 16 KB instruction cache, and 16 KB data cache ●Embedded close coupling memory with 2 KB instruction ●32-bit RISC processor with the Harvard architecture ●Built-in MMU supporting various open operating systems ●Up to 288 MHz operating frequency Video Interfaces ●Input −2 channels...



Hisilicon

HI3512

File Download Download HI3512 Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)