DatasheetsPDF.com

SAM9G15

ATMEL
Part Number SAM9G15
Manufacturer ATMEL
Description AT91SAM ARM-based Embbedded MPU
Published Oct 8, 2014
Detailed Description AT91SAM ARM-based Embbedded MPU SAM9G15 DATASHEET Description The SAM9G15, based on the ARM926EJ-S™ processor, runs at ...
Datasheet PDF File SAM9G15 PDF File

SAM9G15
SAM9G15

Overview
AT91SAM ARM-based Embbedded MPU SAM9G15 DATASHEET Description The SAM9G15, based on the ARM926EJ-S™ processor, runs at 400 MHz and integrates a rich set of peripherals to support embedded industrial applications that require advanced user interfaces and high-speed communication.
The SAM9G15 features a graphics LCD controller with 4-layer overlay and 2D acceleration (picture-in-picture, alpha-blending, scaling, rotation, color conversion), and a 10-bit ADC that supports 4/5-wire resistive touchscreen panels.
Multiple communication interfaces include a soft modem supporting exclusively the Conexant SmartDAA line driver, HS USB Host and Device and FS USB Host with dedicated onchip transceivers, two HS SDCard/SDIO/MMC interfaces, USARTs, SPIs, I2S and TWIs.
The 10-layer bus matrix coupled with multiple DMA channels ensures uninterrupted data transfers with minimal processor overhead.
The External Bus Interface incorporates controllers offering support for 4-bank and 8bank DDR2/LPDDR, SDRAM/LPSDRAM, static memories, as well as specific circuitry for MLC/SLC NAND Flash with integrated ECC up to 24 bits.
The SAM9G15 is available in a 217-ball BGA package with 0.
8 mm ball pitch.
11052E–ATARM–06-Feb-13 1.
Features z Core ARM926EJ-S™ ARM® Thumb® Processor running at up to 400 MHz @ 1.
0V +/- 10% z 16 Kbytes Data Cache, 16 Kbytes Instruction Cache, Memory Management Unit Memories z One 64-Kbyte internal ROM embedding bootstrap routine: Boot on NAND Flash, SDCard, DataFlash® or serial DataFlash.
Programmable order.
z One 32-Kbyte internal SRAM, single-cycle access at system speed z High Bandwidth Multi-port DDR2 Controller z 32-bit External Bus Interface supporting 4-bank and 8-bank DDR2/LPDDR, SDR/LPSDR, Static Memories z MLC/SLC 8-bit NAND Controller, with up to 24-bit Programmable Multi-bit Error Correcting Code (PMECC) System running at up to 133 MHz z Power-on Reset Cells, Reset Controller, Shut Down Controller, Periodic Interval Timer, Watchdog Timer and Real Time Clo...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)