DatasheetsPDF.com

KSZ9031MNX

Micrel Semiconductor
Part Number KSZ9031MNX
Manufacturer Micrel Semiconductor
Description Gigabit Ethernet Transceiver
Published Jul 22, 2015
Detailed Description KSZ9031MNX Gigabit Ethernet Transceiver with GMII / MII Support Data Sheet Rev. 0.13 General Description The KSZ9031MNX...
Datasheet PDF File KSZ9031MNX PDF File

KSZ9031MNX
KSZ9031MNX

Overview
KSZ9031MNX Gigabit Ethernet Transceiver with GMII / MII Support Data Sheet Rev.
0.
13 General Description The KSZ9031MNX is a completely integrated triple speed (10Base-T/100Base-TX/1000Base-T) Ethernet Physical Layer Transceiver for transmission and reception of data on standard CAT-5 unshielded twisted pair (UTP) cable.
The KSZ9031MNX offers the industry standard GMII/MII (Gigabit Media Independent Interface / Media Independent Interface) for connection to GMII/MII MACs in Gigabit Ethernet Processors and Switches for data transfer at 1000 Mbps or 10/100 Mbps speed.
The KSZ9031MNX reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating an LDO controller to drive a low cost MOSFET to supply the 1.
2V core.
The KSZ9031MNX offers diagnostic features to facilitate system bring-up and debugging in production testing and in product deployment.
Parametric NAND tree support enables fault detection between KSZ9031MNX I/Os and board.
LinkMD® TDR-based cable diagnostic provides identification of faulty copper cabling.
Remote and local loopback functions provide verification of analog and digital data paths.
The KSZ9031MNX is available in a 64-pin, lead-free QFN package (See Ordering Information).
Features • Single-chip 10/100/1000 Mbps IEEE 802.
3 compliant Ethernet Transceiver • GMII / MII standard interface with 3.
3V/2.
5V/1.
8V tolerant I/Os • Auto-Negotiation to automatically select the highest link up speed (10/100/100 Mbps) and duplex (half/full) • On-chip termination resistors for the differential pairs • On-chip LDO controller to support single 3.
3V supply operation – requires only external FET to generate 1.
2V for the core • Jumbo frame support up to 16KB • 125 MHz Reference Clock Output • Energy Detect Power Down Mode for reduced power consumption when cable not attached • Energy Efficient Ethernet (EEE) support with Low Power Idle (LPI) mode and clock stoppage for 100Base-TX/1000Base-T an...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)