No. | Part # | Manufacturer | Description | Datasheet |
---|---|---|---|---|
|
|
National Semiconductor |
Dual 4-Input NAND Gates Y Alternate Military Aerospace device (54LS20) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package Function Table Order Number 54LS20DMQB 54LS20FMQB 54LS20LMQB DM54LS20 |
|
|
|
National Semiconductor |
Dual Retriggerable One-Shot with Clear and Complementary Outputs Y Y Y Y Y Y DC triggered from active-high transition or active-low transition inputs Retriggerable to 100% duty cycle Direct reset terminates output pulse Compensated for VCC and temperature variations DTL TTL compatible Input clamp diodes Function |
|
|
|
National Semiconductor |
TRI-STATE Data Selectors/Multiplexers Y Y Y Y Y Y Y Y TRI-STATE version of LS151 Interface directly with system bus Perform parallel-to-serial conversion Permit multiplexing from N-lines to one line Complementary outputs provide true and inverted data Maximum number of common outputs |
|
|
|
National Semiconductor |
Hex TRI-STATE Inverting Buffers Y Alternate Military Aerospace device (54LS368) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6430 – 1 Order Number 54LS368ADMQB 54LS368AFMQB 54LS368ALMQB DM5 |
|
|
|
National Semiconductor |
Triple 3-Input NAND Gates d The device should not be operated at these limits The parametric values defined in the ‘‘Electrical Characteristics‘‘ table are not guaranteed at the absolute maximum ratings The ‘‘Recommended Operating Conditions’’ table will define the conditions |
|
|
|
National Semiconductor |
Quad 2-Line to 1-Line Data Selectors/Multiplexers Y Y Y Applications Y Y Y Y Y Expand any data input point Multiplex dual data buses Generate four functions of two variables (one variable is common) Source programmable counters Buffered inputs and outputs Typical Propagation Time LS157 9 ns LS |
|
|
|
National Semiconductor |
8-Bit Parallel In/Serial Output Shift Registers Y Y Y Y Y Y Complementary outputs Direct overriding (data) inputs Gated clock inputs Parallel-to-serial data conversion Typical frequency 35 MHz Typical power dissipation 105 mW Connection Diagram Dual-In-Line Package TL F 6399 – 1 Order Number |
|
|
|
National Semiconductor |
Octal Counter |
|
|
|
National Semiconductor |
Dual 4-Bit Decade Counters Y Y Y Y Y Switching specifications at 50 pF Switching specifications guaranteed over full temperature and VCC range Advanced oxide-isolated ion-implanted Schottky TTL process Individual clocks for A and B flip-flops provide dual divide-by-2 and d |
|
|
|
National Semiconductor |
4-Bit Bidirectional Universal Shift Registers a system designer may want in a shift register it features parallel inputs parallel outputs right-shift and left-shift serial inputs operating-mode-control inputs and a direct overriding clear line The register has four distinct modes of operation na |
|
|
|
National Semiconductor |
Quad 2-Line to 1-Line Data Selectors/Multiplexers Y Y Y Applications Y Y Y Y Y Expand any data input point Multiplex dual data buses Generate four functions of two variables (one variable is common) Source programmable counters Buffered inputs and outputs Typical Propagation Time LS157 9 ns LS |
|
|
|
National Semiconductor |
Synchronous 4-Bit Up/Down Binary Counter an internal carry look-ahead for cascading in high-speed counting applications Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs all change at the same time when so instructed by the countenable inp |
|
|
|
National Semiconductor |
Hex TRI-STATE Buffers Y Alternate Military Aerospace device (54LS365A) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6427 –1 Order Number 54LS365ADMQB 54LS365AFMQB 54LS365ALMQB DM5 |
|
|
|
National Semiconductor |
DM54132/DM74132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs 5 C DM54 DM74 0 C to a 70 C Storage Temperature Range b 65 C to a 150 C Note The ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed The device should not be operated at these limits The parametri |
|
|
|
National Semiconductor |
Hex Inverter with Schmitt Trigger Inputs Temperature Range b 65 C to a 150 C Note The ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed The device should not be operated at these limits The parametric values defined in the ‘‘Electrical |
|
|
|
National Semiconductor |
4-Bit Parallel Access Shift Registers Y Y Typical maximum clock frequency 14 MHz Typical power dissipation mW Connection Diagram Dual-In-Line Package Order Number DM54L95J or DM54L95W See NS Package Number J14A or W14B TL F 6638 – 1 Function Table Inputs Mode Control H H H L L L Clo |
|
|
|
National Semiconductor |
Quad 2-Input NAND Gates with Open-Collector Outputs Y VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input lo |
|
|
|
National Semiconductor |
Dual 4-Line to 1-Line Data Selectors/Multiplexers Y Y Y Y Permits multiplexing from N lines to 1 line Performs at parallel-to-serial conversion Strobe (enable) line provided for cascading (N lines to n lines) High fan-out low impedance totem pole outputs Typical average propagation delay times Fr |
|
|
|
National Semiconductor |
4-Bit Binary Adders with Fast Carry Y Y Y Y Y Full-carry look-ahead across the four bits Systems achieve partial look-ahead performance with the economy of ripple carry Typical add times Two 8-bit words 25 ns Two 16-bit words 45 ns Typical power dissipation per 4-bit adder 95 mW Alt |
|
|
|
National Semiconductor |
TRI-STATEE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops Y Y Y Y Y Choice of 8 latches or 8 D-type flip-flops in a single package TRI-STATE bus-driving outputs Full parallel-access for loading Buffered control inputs P-N-P inputs reduce D-C loading on data lines Connection Diagrams Dual-In-Line Packages |
|