logo

Powerchip A3S DataSheet

No. Part # Manufacturer Description Datasheet
1
A3S12D40ETP

Powerchip
512Mb DDR SDRAM
- Vdd=Vddq=2.5V+0.2V (for speed grade -6, 7.5) - Vdd=Vddq=2.6V+0.1V (for speed grade -5) - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inp
Datasheet
2
A3S12D30ETP

Powerchip
512Mb DDR SDRAM
- Vdd=Vddq=2.5V+0.2V (for speed grade -6, 7.5) - Vdd=Vddq=2.6V+0.1V (for speed grade -5) - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inp
Datasheet



Since 2014 :: D4U Semiconductor :: (Privacy Policy & Contact)