HD74LS190 Synchronous Up / Down Decade Counter (signal clock line) REJ03D0452–0200 Rev.
2.
00 Jul.
15.
2005 Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic.
This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input is low.
A high at the enable input inhibits counting.
Level changes at the enable input should be made only when the clock input is high.
The direction of th...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)