com NT5DS64M4BT NT5DS64M4BW NT5DS32M8BT NT5DS32M8BW NT5DS16M16BT NT5DS16M16BW 256Mb DDR SDRAM Features CAS Latency and Frequency Maximum Operating Frequency (MHz)* DDR333 DDR266B (-6K) * (-75B) 2 133 100 2.
5 166 133 * -6K also meets DDR266A Spec (MHz-CL-tRCD-tRP = 133-2-3-3) CAS Latency • • • • • • • • • • • • • • • • Double data rate architecture: two data transfers per clock cycle • Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver • DQS is edge-aligned with data for reads and is centeraligned with data for writes Differential clock inputs (CK and CK) Four internal banks for concurrent operation Data mas...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)