CY7C1218F www.
DataSheet4U.
com 1-Mb (32K x36) Pipelined Sync SRAM Features • Registered inputs and outputs for pipelined operation • 32K × 36 common I/O architecture • 3.
3V core power supply • 3.
3V I/O operation • Fast clock-to-output times — 3.
5 ns (for 166-MHz device) — 4.
0 ns (for 133-MHz device) • Provide high-performance 3-1-1-1 access rate • User-selectable burst counter supporting Intel Pentium interleaved or linear burst sequences • Separate processor and controller address strobes • Synchronous self-timed writes • Asynchronous output enable • Offered in JEDEC-standard 100-pin TQFP package • “ZZ” Sleep Mode Option counter for internal burst operation.
All synchronous inputs are gate...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)