DatasheetsPDF.com

IS49FL004T

Integrated Silicon Solution
Part Number IS49FL004T
Manufacturer Integrated Silicon Solution
Description 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory
Published May 27, 2016
Detailed Description IS49FL004T 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory FEATURES SEPTEMBER 2013 • Single Power Supply Operatio...
Datasheet PDF File IS49FL004T PDF File

IS49FL004T
IS49FL004T


Overview
IS49FL004T 4 Mbit 3.
3 Volt-only Firmware Hub/LPC Flash Memory FEATURES SEPTEMBER 2013 • Single Power Supply Operation - Low voltage range: 3.
0 V - 3.
6 V • Standard Intel Firmware Hub/LPC Interface - Read compatible to Intel® 82802 Firmware Hub devices - Conforms to Intel LPC Interface Specification Revision 1.
1 • Memory Configuration - IS49FL004: 512K x 8 (4 Mbit) • Cost Effective Sector/Block Architecture - IS49FL004: One hundred and twenty-eight uniform 4 Kbyte sectors, or eight uniform 64 Kbyte blocks (sector group) • Firmware HUB (FWH)/Low Pin Count (LPC) Mode - 33 MHz synchronous operation with PCI bus - 5-signal communication interface for in-system read and write operations - Standard SDP Command Set - Data# Polling and Toggle Bit features - Register-based read and write protection for each block (FWH mode only) - 4 ID pins for multiple Flash chips selection (FWH mode only) - 5 GPI pins for General Purpose Input Register - TBL# pin for hardware write protection to Boot Block - WP# pin for hardware write protection to whole memory array except Boot Block • Top Boot Block - IS49FL004: 64 Kbyte top Boot Block • Automatic Erase and Program Operation - Build-in automatic program verification for extended product endurance - Typical 25 µs/byte programming time - Typical 50 ms sector/block/chip erase time • Two Configurable Interfaces - In-System hardware interface: Auto detection of Firmware Hub (FWH) or Low Pin Count (LPC) memory cycle for in-system read and write operations - Address/Address-Multiplexed (A/A Mux) interface for programming on EPROM Programmers during manufacturing • Address/Address Multiplexed (A/A Mux) Mode - 11-pin multiplexed address and 8-pin data I/O interface - Supports fast programming on EPROM programmers - Standard SDP Command Set - Data# Polling and Toggle Bit features • Lower Power Consumption - Typical 2 mA active read current - Typical 7 mA program/erase current • High Product Endurance - Guarantee 100,000 program/erase cycles ...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)