DatasheetsPDF.com

IS61DDP2B42M18A

Part Number	IS61DDP2B42M18A
Manufacturer	Integrated Silicon Solution
Description	36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM
Published	Jul 25, 2016
Detailed Description	IS61DDP2B42M18A/A1/A2 IS61DDP2B41M36A/A1/A2 2Mx18, 1Mx36 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (2.0 Cycle Read Late...
Datasheet	IS61DDP2B42M18A PDF File

Overview

IS61DDP2B42M18A/A1/A2 IS61DDP2B41M36A/A1/A2 2Mx18, 1Mx36 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM (2.
0 Cycle Read Latency) ADVANCED INFORMATION JULY 2012 FEATURES DESCRIPTION  1Mx36 and 2Mx18 configuration available.
 On-chip Delay-Locked Loop (DLL) for wide data valid window.
 Common I/O read and write ports.
 Synchronous pipeline read with self-timed late write operation.
 Double Data Rate (DDR) interface for read and write input ports.
 2.
0 cycle read latency.
 Fixed 4-bit burst for read and write operations.
 Clock stop support.
 Two input clocks (K and K#) for address and control registering at rising edges only.
 Two echo clocks (CQ and CQ#) that are delivered simultaneously with data.
 +1.
8V core power supply and 1.
5V to 1.
8V VDDQ, used with 0.
75 to 0.
9V VREF.
 HSTL input and output interface.
 Registered addresses, write and read controls, byte writes, data in, and data outputs.
 Full data coherency.
 Boundary scan using limited set of JTAG 1149.
1 functions...

Similar Datasheet

IS61DDP2B42M18A 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDP2B42M18A1 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDP2B42M18A2 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)