DatasheetsPDF.com

CW24C256

ChipsWinner
Part Number CW24C256
Manufacturer ChipsWinner
Description 128Kbit and 256Kbit Serial I2C Bus EEPROM
Published Jul 27, 2016
Detailed Description CW 24C 93C SOP/TSSOP 8205A CW24C128/CW24C256 128Kbit and 256Kbit Serial I²C Bus EEPROM DESCRIPTION PIN CONFIGURATION ...
Datasheet PDF File CW24C256 PDF File

CW24C256
CW24C256

Overview
CW 24C 93C SOP/TSSOP 8205A CW24C128/CW24C256 128Kbit and 256Kbit Serial I²C Bus EEPROM DESCRIPTION PIN CONFIGURATION The CW24C128/256 is Electrically Erasable PROM.
The device is organized as one block of 16384/32768 x 8-bit memory with 2-wire serial interface.
Low-voltage design permits operation A0 1 A1 2 8 VCC 7 WP down to 1.
8V, with standby and active currents of only 1μA and NC 3 6 SCL 1mA respectively.
The CW24C128/256 also has a page write GND 4 5 SDA capability for up to 64 bytes of data.
(Top View) FEATURES ● Wide Voltage Operation VCC= 1.
8V to 5.
5V ● Low-power technology - 1mA Active Current (Typical) - 1μA Standby Current (Typical) ● Internally Organized: - CW24C128, 16384x8 (128K bits) - CW24C256, 32768x8 (256K bits) ● Two-wire Serial Interface, Fully I²C Bus Compatible ● 400kHz (1.
8V, 2.
7V, 5V) Compatibility ● Schmitt Trigger Inputs for Noise Suppression ● Write Protect Pin for Hardware Data Protection ● Self-timed Write Cycle (5 ms max) ● Byte and Multi-by...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)