DatasheetsPDF.com

PI6C4911510

Pericom Semiconductor

2.5V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer

PI6C4911510 2.5V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input...


Pericom Semiconductor

PI6C4911510

File Download Download PI6C4911510 Datasheet


Description
PI6C4911510 2.5V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux Features ÎÎFMAX < 1.5GHz ÎÎ10 pairs of differential LVPECL outputs ÎÎLow additive jitter, < 0.03ps (typ) ÎÎSelectable differential input pairs with single ended input option ÎÎInput CLK accepts: LVPECL, LVDS, CML, SSTL input level ÎÎOutput skew: 40ps (typ) ÎÎOperating Temperature: -40oC to 85oC ÎÎCore Power supply: 2.5V ±5% & 3.3V ±10%, Output Power supply: 2.5V ±5% & 3.3V ±10% ÎÎPackaging (Pb-free & Green): ÎÎ32-pin QFN and TQFP available Description The PI6C4911510 is a high-performance low-skew 1-to-10 LVPECL fanout buffer. The PI6C4911510 features two selectable differential clock inputs and translates to ten LVPECL outputs. The CLK inputs accept LVPECL, LVDS, CML and SSTL signals. PI6C4911510 is ideal for clock distribution applications such as providing fanout for low noise SaRonix-eCera oscillators. Block Diagram Pin Configuration Q6 /Q6 CLK1 /Q5 /Q4 Q5 CLK0 Q4 CLK_SEL /Q3 VDD Q3 15-0077 24 23 22 21 20 19 18 17 VDDO 25 16 vDDO /Q2 26 15 Q7 Q2 27 14 /Q7 /Q1 28 13 Q8 Q1 29 12 /Q8 /Q0 30 11 Q9 Q0 31 10 /Q9 vDDO 32 9 vDDO 123 4 5 6 78 /CLK1 VEE /CLK0 VBB (NC) 1 PI6C4911510 Rev H 6/25/2015 PI6C4911510 2.5V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer w/ 2 to 1 Differential Clock Input Mux Pin Description(1) Pin # 1 Name VDD 2 CLK_SEL 3 4 5 6 7 8 9, 16, 25, 32 11, 10 13,12 15,14 18,17 20,19...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)