DatasheetsPDF.com

8T73S208

Part Number	8T73S208
Manufacturer	Integrated Device Technology
Description	Differential LVPECL Clock Divider and Fanout Buffer
Published	Nov 28, 2016
Detailed Description	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer 8T73S208 Datasheet General Description The 8T73S208 i...
Datasheet	8T73S208 PDF File

Overview

2.
5 V, 3.
3 V Differential LVPECL Clock Divider and Fanout Buffer 8T73S208 Datasheet General Description The 8T73S208 is a high-performance differential LVPECL clock divider and fanout buffer.
The device is designed for the frequency division and signal fanout of high-frequency, low phase-noise clocks.
The 8T73S208 is characterized to operate from a 2.
5V and 3.
3V power supply.
Guaranteed output-to-output and part-to-part skew characteristics make the 8T73S208 ideal for those clock distribution applications demanding well-defined performance and repeatability.
The integrated input termination resistors make interfacing to the reference source easy and reduce passive component count.
Each output can be individually enabled or disabled in the high-impedance state controlled by a I2C register.
On power-up, all outputs are enabled.
Features • One differential input reference clock • Differential pair can accept the following differential input levels: LVDS, LVPECL, CML • Integrated ...

Similar Datasheet

8T73S208 Differential LVPECL Clock Divider and Fanout Buffer - Integrated Device Technology
8T73S208A-01 LVPECL Clock Divider and Buffer - IDT
8T73S208B-01 LVPECL Clock Divider and Fanout Buffer - IDT
8T73S208B-01 Differential LVPECL Clock Divider and Fanout Buffer - Renesas

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)