DatasheetsPDF.com

ICS8S89833I

Part Number	ICS8S89833I
Manufacturer	IDT
Description	1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination
Published	Dec 12, 2016
Detailed Description	Low Skew, 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination ICS8S89833I DATA SHEET General Description ...
Datasheet	ICS8S89833I PDF File

Overview

Low Skew, 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination ICS8S89833I DATA SHEET General Description The ICS8S89833I is a high speed 1-to-4 Differential-to-LVDS Fanout Buffer with Internal Termination.
The ICS8S89833I is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel.
The internally terminated differential input and VREF_AC pin allow other differential signal families such as LVPECL, LVDS, and CML to be easily interfaced to the input with minimal use of external components.
The device also has an output enable pin which may be useful for system test ...

Similar Datasheet

ICS8S89831I Differential LVPECL-To-LVPECL/ECL Fanout Buffer - IDT
ICS8S89832I 1-to-4 Differential-to-LVDS Fanout Buffer - IDT
ICS8S89833I 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination - IDT
ICS8S89834I 2-to-4 LVCMOS/LVTTL-toLVPECL/ECL Clock Multiplexer - IDT

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)