DatasheetsPDF.com

CD40100BMS

Intersil Corporation
Part Number CD40100BMS
Manufacturer Intersil Corporation
Description CMOS 32-Stage Static Left/Right Shift Register
Published Mar 23, 2005
Detailed Description CD40100BMS December 1992 CMOS 32-Stage Static Left/Right Shift Register Description CD40100BMS is a 32-Stage shift regi...
Datasheet PDF File CD40100BMS PDF File

CD40100BMS
CD40100BMS

Overview
CD40100BMS December 1992 CMOS 32-Stage Static Left/Right Shift Register Description CD40100BMS is a 32-Stage shift register containing 32 D-type master-slave flip-flops.
The data present at the SHIFT RIGHT INPUT is transferred into the first register stage synchronously with the positive CLOCK edge, provided the LEFT/RIGHT CONTROL is at a low level, the RECIRCULATE CONTROL is at a high level, and the CLOCK INHIBIT is low.
If the LEFT/RIGHT CONTROL is at a high level and the RECIRCULATE CONTROL is also high, data at the SHIFT LEFT INPUT is transferred into the 32nd register stage synchronously with the positive CLOCK transition, provided the CLOCK INHIBIT is low.
The state of the LEFT/RIGHT CONTROL, RECIRCULATE CONTROL, and CLOCK INHIBIT should not be changed when the CLOCK is high.
Data is shifted one stage left or one stage right depending on the state of the LEFT/RIGHT CONTROL, synchronously with the positive CLOCK edge.
Data clocked into the first or 32nd register states is available at the SHIFT LEFT or SHIFT RIGHT OUTPUT respectively, on the next negative CLOCK transition (see Data Transfer Table).
No shifting occurs on the positive CLOCK edge if the CLOCK INHIBIT line is at a high level.
With the RECIRCULATE CONTROL low, data in the 32nd stage is shifted into the first stage when the LEFT/ RIGHT CONTROL is low and from the first stage to the 32nd stage when the LEFT/RIGHT CONTROL is low, and from the first state to the 32nd stage when the LEFT/RIGHT control is high.
The CD40100BMS is supplied in these 16-lead outline packages: Braze Seal DIP Frit Seal DIP Ceramic Flatpack H4T H2R H6W Features • High Voltage Type (20V Rating) • Fully Static Operation • Shift Left/Shift Right Capability • Multiple Package Cascading • Recirculate Capability • LIFO of FIFO Capability • 100% Tested for Quiescent Current at 20V • 5V, 10V and 15V Parametric Ratings • Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC • Noise Margin (Over Full P...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)