DatasheetsPDF.com

CD4517BMS

Part Number	CD4517BMS
Manufacturer	Intersil Corporation
Description	CMOS Dual 64-Stage Static Shift Register
Published	Mar 23, 2005
Detailed Description	CD4517BMS December 1992 CMOS Dual 64-Stage Static Shift Register Description CD4517BMS dual 64-stage static shift regis...
Datasheet	CD4517BMS PDF File

Overview

CD4517BMS December 1992 CMOS Dual 64-Stage Static Shift Register Description CD4517BMS dual 64-stage static shift register consists of two independent registers each having a clock, data, and write enable input and outputs accessible at taps following the 16th, 32rd, 48th, and 64th stages.
These taps also serve as input points allowing data to be inputted at the 17th, 33rd, and 49th stages when the write enable input is a logic 1 and the clock goes through a low-to-high transition.
The truth table indicates how the clock and write enable inputs control the opeation of the CD4517BMS.
Inputs at the intermediate taps allow entry of 64 bits into the register with 16 clock pulses.
The 3-state ou...

Similar Datasheet

CD4517B CMOS Dual 64-Stage Static Shift Register - RCA
CD4517B CMOS Dual 64-Stage Static Shift Register - ETCTI
CD4517BMS CMOS Dual 64-Stage Static Shift Register - Intersil Corporation

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)