DatasheetsPDF.com

CY7C25422KV18

Part Number	CY7C25422KV18
Manufacturer	Cypress Semiconductor
Description	72-Mbit QDR II+ SRAM Two-Word Burst Architecture
Published	Mar 14, 2017
Detailed Description	CY7C25422KV18 72-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 72-Mbit QDR® II+ SRAM...
Datasheet	CY7C25422KV18 PDF File

Overview

CY7C25422KV18 72-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.
0 Cycle Read Latency) with ODT 72-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.
0 Cycle Read Latency) with ODT Features ■ Separate independent read and write data ports ❐ Supports concurrent transactions ■ 333 MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency ■ Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz ■ Available in 2.
0 clock cycle latency ■ Two input clocks (K and K) for precise DDR timing ❐ SRAM uses rising edges only ■ Echo clocks (CQ and CQ) simplify data capture in high speed systems ■ Data valid pin (QVLD) to indicate vali...

Similar Datasheet

CY7C25422KV18 72-Mbit QDR II+ SRAM Two-Word Burst Architecture - Cypress Semiconductor

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)