DatasheetsPDF.com

IS61SP12832

Part Number	IS61SP12832
Manufacturer	Integrated Circuit Solution
Description	128K x 32 SYNCHRONOUS PIPELINED STATIC RAM
Published	Dec 6, 2017
Detailed Description	IS61SP12832 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM FEATURES • Internal self-timed write cycle • Individual Byte Wri...
Datasheet	IS61SP12832 PDF File

Overview

IS61SP12832 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Pentium™ or linear burst sequence control using MODE input • Three chip enables for simple depth expansion and address pipelining • Common data inputs and data outputs • JEDEC 100-Pin LQFP and 119-pin PBGA package • Single +3.
3V, +10%, –5% power supply • Power-down snooze mode DESCRIPTION The ICSI IS61SP12832 is a high-speed, low-power synchro- nous static RAM designed to provide a burstable, high-performance, secondary cache for the Pentium™, 680X0™, and PowerPC™ microprocessors.
It is organized as 131,072 words by 32 bits, fabricated with ICSI's advanced CMOS technology.
The device integrates a 2-bit burst counter, highspeed SRAM core, and high-drive capability outputs into a single monolithic circuit.
All synchronous inputs pass through registers cont...

Similar Datasheet

IS61SP12832 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM - Integrated Circuit Solution

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)