DatasheetsPDF.com

S2068

Part Number S2068
Manufacturer AMCC
Title DUAL GIGABIT ETHERNET TRANSCEIVER
Description The S2068 dual transmitter and receiver chip is designed to provide two channels of high-speed serial data transmission over fiber optic or copper...
Features
• Functionally compliant with IEEE 802.3z Gigabit Ethernet Applications
• 1250 MHz (Gigabit Ethernet) operating rate
  – Half rate operation
• Dual Transmitter incorporating phase-locked loop (PLL) clock synthesis from low speed reference
• Dual Receiver PLL provides clock and data recovery
• Internal...

File Size 277.50KB
Datasheet S2068 PDF File







Similar Datasheet

S2060 : _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ File No. 654 D\l(]3LJI] Solid State Division Thyristors S2060 Series S2061 Series S2062 Series AnadO , Gate ~~/ ~~ Cathode \ Anode JEDEC TO·220AB 4-Ampere Sensitive-Gate Silicon Controlled Rectifiers For Power Switching and Control Applications Features: • Microampere gate sensitivity • Minimum gate current specified for the S2062 series • 60[J.V capability • 4·A (rms) on·state current ratings • 35·A peak surge capability • Glass'passivated chip for stability • Low thermal resistances • Surge capability curve The 52060, 52061, and 52062 series. are sensitive·gate silicon controlled rectifiers designed for switching ac an.

S2060 : .

S2060 : S2060 S2060 FEATURES • • • • • • • • • • • • • Operating rate 1250 MHz (Gigabit Ethernet) line rates Half and full VCO output rates Functionally compliant IEEE 802.3z Gigabit Ethernet standard Transmitter incorporating Phase-Locked Loop (PLL) clock synthesis from low speed reference Receiver PLL provides clock and data recovery 10-bit parallel TTL compatible interface Low-jitter serial LVPECL compatible interface Local loopback Single +3.3 V supply, 620 mW power dissipation 64 PQFP or TQFP package Continuous downstream clocking from receiver Drives 30 m of Twinax cable directly The S2060 transmitter and receiver chip facilitates high speed serial transmission of data over fiber optic, coa.

S2060A : S2060 S2060 FEATURES • • • • • • • • • • • • • Operating rate 1250 MHz (Gigabit Ethernet) line rates Half and full VCO output rates Functionally compliant IEEE 802.3z Gigabit Ethernet standard Transmitter incorporating Phase-Locked Loop (PLL) clock synthesis from low speed reference Receiver PLL provides clock and data recovery 10-bit parallel TTL compatible interface Low-jitter serial LVPECL compatible interface Local loopback Single +3.3 V supply, 620 mW power dissipation 64 PQFP or TQFP package Continuous downstream clocking from receiver Drives 30 m of Twinax cable directly The S2060 transmitter and receiver chip facilitates high speed serial transmission of data over fiber optic, coa.

S2060B : S2060 S2060 FEATURES • • • • • • • • • • • • • Operating rate 1250 MHz (Gigabit Ethernet) line rates Half and full VCO output rates Functionally compliant IEEE 802.3z Gigabit Ethernet standard Transmitter incorporating Phase-Locked Loop (PLL) clock synthesis from low speed reference Receiver PLL provides clock and data recovery 10-bit parallel TTL compatible interface Low-jitter serial LVPECL compatible interface Local loopback Single +3.3 V supply, 620 mW power dissipation 64 PQFP or TQFP package Continuous downstream clocking from receiver Drives 30 m of Twinax cable directly The S2060 transmitter and receiver chip facilitates high speed serial transmission of data over fiber optic, coa.

S2060C : S2060 S2060 FEATURES • • • • • • • • • • • • • Operating rate 1250 MHz (Gigabit Ethernet) line rates Half and full VCO output rates Functionally compliant IEEE 802.3z Gigabit Ethernet standard Transmitter incorporating Phase-Locked Loop (PLL) clock synthesis from low speed reference Receiver PLL provides clock and data recovery 10-bit parallel TTL compatible interface Low-jitter serial LVPECL compatible interface Local loopback Single +3.3 V supply, 620 mW power dissipation 64 PQFP or TQFP package Continuous downstream clocking from receiver Drives 30 m of Twinax cable directly The S2060 transmitter and receiver chip facilitates high speed serial transmission of data over fiber optic, coa.

S2060D : S2060 S2060 FEATURES • • • • • • • • • • • • • Operating rate 1250 MHz (Gigabit Ethernet) line rates Half and full VCO output rates Functionally compliant IEEE 802.3z Gigabit Ethernet standard Transmitter incorporating Phase-Locked Loop (PLL) clock synthesis from low speed reference Receiver PLL provides clock and data recovery 10-bit parallel TTL compatible interface Low-jitter serial LVPECL compatible interface Local loopback Single +3.3 V supply, 620 mW power dissipation 64 PQFP or TQFP package Continuous downstream clocking from receiver Drives 30 m of Twinax cable directly The S2060 transmitter and receiver chip facilitates high speed serial transmission of data over fiber optic, coa.

S2061 : _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ File No. 654 D\l(]3LJI] Solid State Division Thyristors S2060 Series S2061 Series S2062 Series AnadO , Gate ~~/ ~~ Cathode \ Anode JEDEC TO·220AB 4-Ampere Sensitive-Gate Silicon Controlled Rectifiers For Power Switching and Control Applications Features: • Microampere gate sensitivity • Minimum gate current specified for the S2062 series • 60[J.V capability • 4·A (rms) on·state current ratings • 35·A peak surge capability • Glass'passivated chip for stability • Low thermal resistances • Surge capability curve The 52060, 52061, and 52062 series. are sensitive·gate silicon controlled rectifiers designed for switching ac an.

S2062 : _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ File No. 654 D\l(]3LJI] Solid State Division Thyristors S2060 Series S2061 Series S2062 Series AnadO , Gate ~~/ ~~ Cathode \ Anode JEDEC TO·220AB 4-Ampere Sensitive-Gate Silicon Controlled Rectifiers For Power Switching and Control Applications Features: • Microampere gate sensitivity • Minimum gate current specified for the S2062 series • 60[J.V capability • 4·A (rms) on·state current ratings • 35·A peak surge capability • Glass'passivated chip for stability • Low thermal resistances • Surge capability curve The 52060, 52061, and 52062 series. are sensitive·gate silicon controlled rectifiers designed for switching ac an.

S2065 : DEVICE SQPUECAIFDICSAETRIOINAL BACKPLANE DEVICE WITH DUAL I/O QUAD SERIAL BACKPLANE DEVICE WITH DUAL I/O ® S2065 S2065 FEATURES • Broad operating rate range (770 MHz - 1.3 GHz) - 1062 MHz (Fibre Channel) - 1250 MHz (Gigabit Ethernet) line rates - 1/2 Rate Operation • Quad Transmitter incorporating phase-locked loop (PLL) clock synthesis from low speed reference • Quad Receiver PLL provides independent clock and data recovery for each channel • Internally series terminated TTL outputs • On-chip 8B/10B line encoding and decoding for four separate parallel 8 bit channels • 32 bit parallel TTL interface • Low-jitter serial PECL interface • Local Loopback • Interfaces with coax, twinax, or fibe.

S2067 : DEVICE SDPUECAILFICSAETRIOIANL BACKPLANE DEVICE WITH DUAL I/O DUAL SERIAL BACKPLANE DEVICE WITH DUAL I/O ® S2067 S2067 FEATURES • Broad operating rate range (0.77 GHz - 1.3 GHz) - 1062 MHz (Fibre Channel) - 1250 MHz (Gigabit Ethernet) line rates - 1/2 Rate Operation • Dual Transmitter incorporating phase-locked loop (PLL) clock synthesis from low speed reference • Dual Receiver PLL provides independent clock and data recovery for each channel • Internally series terminated TTL outputs • On-chip 8B/10B Line encoding and decoding for 2 separate parallel 8 bit channels • (2x8) bit parallel TTL interface • Low-jitter serial PECL interface • Local Loopback • Interfaces with coax, twinax, or fib.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)