DatasheetsPDF.com

M53D128324A

Part Number	M53D128324A
Manufacturer	ESMT
Description	Mobile DDR SDRAM
Published	Sep 20, 2018
Detailed Description	ESMT Mobile DDR SDRAM Features JEDEC Standard Internal pipelined double-data-rate architecture, two data access per cloc...
Datasheet	M53D128324A PDF File

Overview

ESMT Mobile DDR SDRAM Features JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe (DQS) No DLL; CLK to DQS is not synchronized.
Differential clock inputs (CLK and CLK ) Four bank operation CAS Latency : 2, 3 Burst Type : Sequential and Interleave Burst Length : 2, 4, 8, 16 Special function support - PASR (Partial Array Self Refresh) - Internal TCSR (Temperature Compensated Self Refresh) - DS (Drive Strength) M53D128324A (2E) 1M x 32 Bit x 4 Banks Mobile DDR SDRAM All inputs except data & DM are sampled at the rising edge of the system clock(CLK) DQS is edge-aligned with data for READ; center-aligned with data for WRITE...

Similar Datasheet

M53D128324A Mobile DDR SDRAM - ESMT

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)