DatasheetsPDF.com

SSTE32882KB1

IDT
Part Number SSTE32882KB1
Manufacturer IDT
Description 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER
Published Apr 6, 2019
Detailed Description DATASHEET 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT SSTE32882KB1 Description Th...
Datasheet PDF File SSTE32882KB1 PDF File

SSTE32882KB1
SSTE32882KB1


Overview
DATASHEET 1.
25V/1.
35V/1.
5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT SSTE32882KB1 Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.
25V, 1.
35V and 1.
5V VDD operation.
All inputs are 1.
25,1.
35V and 1.
5V CMOS compatible, except the reset (RESET) and MIRROR inputs which are LVCMOS.
All outputs are 1.
25V,1.
35V and 1.
5V CMOS edge-controlled drivers optimized to drive single terminated 25 to 50 traces in DDR3 RDIMM applications, except the open-drain error (ERROUT) output.
The clock outputs (Yn and Yn) and control net outputs QnCKEn, QnCSn and QnODTn are designed with a different strength and skew to compensate for different loading and equalize signal travel speed.
The SSTE32882KB1 has two basic modes of operation associated with the Quad Chip Select Enable (QCSEN) input.
When the QCSEN input pin is open (or pulled high), the component has two chip select inputs, DCS0 and DCS1, and two copies of eac...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)