DatasheetsPDF.com

M15F2G16128A-DEBG2L

Part Number	M15F2G16128A-DEBG2L
Manufacturer	ESMT
Description	16M x 16 Bit x 8 Banks DDR3 SDRAM
Published	Apr 18, 2019
Detailed Description	ESMT DR3 SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V)  JEDEC DDR3 Compliant ˗ 8n Pref...
Datasheet	M15F2G16128A-DEBG2L PDF File

Overview

ESMT DR3 SDRAM Feature  Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.
5V(±0.
075V)  JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differential Clock (CK/ CK ) and Data Strobe (DQS/ DQS ) ˗ Double-data rate on DQs, DQS and DM  Data Integrity ˗ Auto Self Refresh (ASR) by DRAM built-in TS ˗ Auto Refresh and Self Refresh Modes  Power Saving Mode ˗ Power Down Mode  Signal Integrity ˗ Configurable DS for system compatibility ˗ Configurable On-Die Termination ˗ ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 ohm ± 1%) M15F2G16128A (2L) 16M x 16 Bit x 8 Banks DDR3 SDRAM  Signal Synchronization 1 ˗ Write Leveling via MR settings ˗ Read Leveling via MPR  Programma...

Similar Datasheet

M15F2G16128A-DEBG2L DDR3 SDRAM - ESMT
M15F2G16128A-DEBG2L 16M x 16 Bit x 8 Banks DDR3 SDRAM - ESMT
M15F2G16128A-DEBG2LS DDR3 SDRAM - ESMT
M15F2G16128A-DEBG2LS 16M x 16 Bit x 8 Banks DDR3 SDRAM - ESMT

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)