DatasheetsPDF.com

74ALVC164245-Q100

Part Number	74ALVC164245-Q100
Manufacturer	nexperia
Description	16-bit dual supply translating transceiver
Published	Jul 29, 2019
Detailed Description	74ALVC164245-Q100 16-bit dual supply translating transceiver; 3-state Rev. 4 — 27 July 2021 Product data sheet 1. Ge...
Datasheet	74ALVC164245-Q100 PDF File

Overview

74ALVC164245-Q100 16-bit dual supply translating transceiver; 3-state Rev.
4 — 27 July 2021 Product data sheet 1.
General description The 74ALVC164245-Q100 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
The 74ALVC164245-Q100 is a 16-bit (dual octal) dual supply translating transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions.
It is designed to interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply environment.
This device can be used as two 8-bit transceivers or one 16-bit transceiver.
The direction control inputs (1DIR and 2DIR) determine the direction of the data flow.
nDIR (active HIGH) enables data from nAn ports to nBn ports.
nDIR (active LOW) enables data from nBn ports to nAn ports.
The output enable inputs (1OE and 2OE), when HIGH, disable both nAn and nBn ports by placing them in a high-impedance OFF-state.
Pins nAn, nOE and nDIR are referenced to VCC(A) and pins nBn are referenced to VCC(B).
In suspend mode, when one of the supply voltages is zero, there will be no current flow from the non-zero supply towards the zero supply.
The nAn outputs must be set 3-state and the voltage on the A-bus must be smaller than Vdiode (typical 0.
7 V).
VCC(B) ≥ VCC(A) (except in suspend mode).
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
2.
Features and benefits • Automotive product qualification in accordance with AEC-Q100 (Grade 1) • Specified from -40 °C to +85 °C and from -40 °C to +125 °C • Wide supply voltage range: • 3 V port (VCC(A)): 1.
5 V to 3.
6 V • 5 V port (VCC(B)): 1.
5 V to 5.
5 V • CMOS low power consumption • Overvoltage tolerant inputs to 5.
5 V • Direct interface with TTL levels • IOFF circuitry provides partial Power-down mode operation • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Control i...

Similar Datasheet

74ALVC164245-Q100 16-bit dual supply translating transceiver - nexperia

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)