DatasheetsPDF.com

74HC20-Q100

nexperia
Part Number 74HC20-Q100
Manufacturer nexperia
Description Dual 4-input NAND gate
Published Jul 29, 2019
Detailed Description 74HC20-Q100 Dual 4-input NAND gate Rev. 3 — 8 February 2021 Product data sheet 1. General description The 74HC20-Q100 ...
Datasheet PDF File 74HC20-Q100 PDF File

74HC20-Q100
74HC20-Q100

Overview
74HC20-Q100 Dual 4-input NAND gate Rev.
3 — 8 February 2021 Product data sheet 1.
General description The 74HC20-Q100 is a dual 4-input NAND gate.
Inputs include clamp diodes.
This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
2.
Features and benefits • Automotive product qualification in accordance with AEC-Q100 (Grade 1) • Specified from -40 °C to +85 °C and from -40 °C to +125 °C • Wide supply voltage range from 2.
0 V to 6.
0 V • CMOS low power dissipation • High noise immunity • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B • Complies with JEDEC standards: • JESD8C (2.
7 V to 3.
6 V) • JESD7A (2.
0 V to 6.
0 V) • CMOS input levels • ESD protection: • MIL-STD-883, method 3015 exceeds 2000 V • HBM JESD22-A114F exceeds 2000 V • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω) 3.
Ordering information Table 1.
Ordering information Type number Package Temperature range Name Description 74HC20D-Q100 -40 °C to +125 °C SO14 plastic small outline package; 14 leads; body width 3.
9 mm 74HC20PW-Q100 -40 °C to +125 °C TSSOP14 plastic thin shrink small outline package; 14 leads; body width 4.
4 mm Version SOT108-1 SOT402-1 Nexperia 4.
Functional diagram 1 1A 1B 2 1C 4 1D 5 9 2A 10 2B 2C 12 2D 13 1Y 6 2Y 8 aaa-004014 Fig.
1.
Functional diagram 1 & 2 6 4 5 9 & 10 8 12 13 Fig.
3.
IEC Logic symbol aaa-004016 5.
Pinning information 5.
1.
Pinning 74HC20 1A 1 14 VCC 1B 2 13 2D n.
c.
3 12 2C 1C 4 11 n.
c.
1D 5 10 2B 1Y 6 9 2A GND 7 8 2Y aaa-004018 Fig.
5.
Pin configuration SOT108-1 (SO14) 74HC20-Q100 Dual 4-input NAND gate 1 1A 2 1B 4 1C 5 1D 9 2A 10 2B 12 2C 13 2D Fig.
2.
Logic symbol 1Y 6 2Y 8 aaa-004015 A B C D Fig.
4.
Logic diagram Y aaa-004017 74HC20 1A 1 1B 2 n.
c.
3 1C 4 1D 5 1Y 6 GND 7 14 VCC 13 2D 12 2C 11...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)