DatasheetsPDF.com

74LVC00A-Q100

nexperia
Part Number 74LVC00A-Q100
Manufacturer nexperia
Description Quad 2-input NAND gate
Published Jul 29, 2019
Detailed Description 74LVC00A-Q100 Quad 2-input NAND gate Rev. 3 — 7 October 2021 Product data sheet 1. General description The 74LVC00A-Q1...
Datasheet PDF File 74LVC00A-Q100 PDF File

74LVC00A-Q100
74LVC00A-Q100


Overview
74LVC00A-Q100 Quad 2-input NAND gate Rev.
3 — 7 October 2021 Product data sheet 1.
General description The 74LVC00A-Q100 is a quad 2-input NAND gate.
Inputs can be driven from either 3.
3 V or 5 V devices.
This feature allows the use of these devices as translators in mixed 3.
3 V and 5 V environments.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
2.
Features and benefits • Automotive product qualification in accordance with AEC-Q100 (Grade 1) • Specified from -40 °C to +85 °C and from -40 °C to +125 °C • Overvoltage tolerant inputs to 5.
5 V • Wide supply voltage range from 1.
2 V to 3.
6 V • CMOS low-power consumption • Direct interface with TTL levels • Complies with JEDEC standard: • JESD8-7A (1.
65 V to 1.
95 V) • JESD8-5A (2.
3 V to 2.
7 V) • JESD8-C/JESD36 (2.
7 V to 3.
6 V) • ESD protection: • MIL-STD-883, method 3015 exceeds 2000 V • HBM JESD22-A114F exceeds 2000 V • MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω) • Multiple package options • DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints 3.
Ordering information Table 1.
Ordering information Type number Package Temperature range Name Description Version 74LVC00AD-Q100 -40 °C to +125 °C SO14 plastic small outline package; 14 leads; body width 3.
9 mm SOT108-1 74LVC00APW-Q100 -40 °C to +125 °C TSSOP14 plastic thin shrink small outline package; 14 leads; SOT402-1 body width 4.
4 mm 74LVC00ABQ-Q100 -40 °C to +125 °C DHVQFN14 plastic dual in-line compatible thermal enhanced SOT762-1 very thin quad flat package; no leads; 14 terminals; body 2.
5 × 3 × 0.
85 mm Nexperia 4.
Functional diagram 1 1A 2 1B 4 2A 5 2B 9 3A 10 3B 12 4A 13 4B 1Y 3 2Y 6 3Y 8 4Y 11 mna212 Fig.
1.
Logic symbol 1 2 & 3 4 5 & 6 9 10 & 8 12 13 & 11 mna246 Fig.
...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)