DatasheetsPDF.com

9DB306

Part Number	9DB306
Manufacturer	Renesas
Description	PCI Express Jitter Attenuator
Published	Jan 21, 2020
Detailed Description	PCI Express Jitter Attenuator 9DB306 Data Sheet GENERAL DESCRIPTION The 9DB306 is a high performance 1-to-6 Differenti...
Datasheet	9DB306 PDF File

Overview

PCI Express Jitter Attenuator 9DB306 Data Sheet GENERAL DESCRIPTION The 9DB306 is a high performance 1-to-6 Differential-toLVPECL Jitter Attenuator designed for use in PCI Express™ systems.
In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer.
In these systems, a zero delay buffer may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board.
The 9DB306 has 2 PLL bandwidth modes.
In low bandwidth mode, the PLL loop BW is about 500kHz and this setting will attenuate much of the jitter from the reference clock input while being high enough to pass a triangular input spread spectrum proﬁle.
There is also a high bandwidth mode which sets the PLL bandwidth at 1MHz which will pass more spread spectrum modulation.
For serdes which have x30 reference multipliers instead of x25 multipliers, 5 of the 6 PCI ...

Similar Datasheet

9DB306 PCI Express Jitter Attenuator - IDT
9DB306 PCI Express Jitter Attenuator - Renesas

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)